Regviz

Freescale Semiconductor /MKL81Z7 /DRY /PGFR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PGFR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL81Z7/DRY/PGFR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0GFW0 (0)GFP 0 (0)GFE 0 (00)TPSW 0 (00)TPSF 0 (00)TPEX 0 (0)TPE 0 (0)TPS

TPSF=00, TPS=0, TPEX=00, TPE=0, TPSW=00, GFP=0, GFE=0

Description

DryIce Pin Glitch Filter Register

Fields

GFW

Glitch Filter Width
GFP

Glitch Filter Prescaler

0 (0): The glitch filter on tamper pin is clocked by the 512 Hz prescaler clock.

1 (1): The glitch filter on tamper pin is clocked by the 32.768 kHz clock.
GFE

Glitch Filter Enable

0 (0): The glitch filter on tamper pin is bypassed.

1 (1): The glitch filter on tamper pin is enabled.
TPSW

Tamper Pin Sample Width

0 (00): Tamper Pin Sampling is disabled.

1 (01): Tamper Pin Sample Width is 2 cycles for pull enable and 1 cycle for input buffer enable.

2 (10): Tamper Pin Sample Width is 4 cycles for pull enable and 2 cycles for input buffer enable.

3 (11): Tamper Pin Sample Width is 8 cycles for pull enable and 4 cycles for input buffer enable.
TPSF

Tamper Pin Sample Frequency

0 (00): Tamper Pin Sample Frequency is once every 8 cycles

1 (01): Tamper Pin Sample Frequency is once every 32 cycles

2 (10): Tamper Pin Sample Frequency is once every 128 cycles

3 (11): Tamper Pin Sample Frequency is once every 512 cycles
TPEX

Tamper Pin Expected

0 (00): Tamper pin expected value is logic zero.

1 (01): Tamper pin expected value is active tamper 0 output.

2 (10): Tamper pin expected value is active tamper 1 output.

3 (11): Tamper pin 0 expected value is active tamper 0 output XORed with active tamper 1 output.
TPE

Tamper Pull Enable

0 (0): Pull resistor is disabled on tamper pin.

1 (1): Pull resistor is enabled on tamper pin.
TPS

Tamper Pull Select

0 (0): Tamper pin pull direction will always assert the tamper pin.

1 (1): Tamper pin pull direction will always negate the tamper pin.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data